Neural Memory for AI | Vienna .

Members-Only

Recent Talks & Demos are for members only

Exclusive feed

You must be an AI Tinkerers active member to view these talks and demos.

February 19, 2026 · Vienna

Miruvor: Neuromorphic AI Memory

Explore a brain-inspired neuromorphic AI memory system offering low latency, energy efficiency, and post-training learning, replacing vector embeddings for faster associative recall.

Video
Overview
Links
Tech stack
  • TrueNorth
    IBM’s brain-inspired CMOS chip delivering 1 million programmable neurons and 256 million synapses on a 70-milliwatt power budget.
    IBM TrueNorth redefines edge computing by mimicking the human brain's neural architecture. This 28nm CMOS chip integrates 4,096 neurosynaptic cores to support 1 million programmable neurons and 256 million synapses. Performance is high: it executes 46 billion synaptic operations per second per watt. Efficiency is the priority: the chip consumes just 70 milliwatts during real-time operation (roughly the power density of a hearing aid). By ditching the traditional clock for an asynchronous, event-driven design, TrueNorth excels at sensory processing tasks like multi-object tracking and speech recognition. It represents a massive leap for low-power AI: specifically designed for DARPA’s SyNAPSE program requirements.
  • Edge AI
    AI processing executed directly on endpoint devices (e.g., IoT sensors, smart cameras), eliminating cloud latency for real-time action.
    Edge AI shifts machine learning inference from the centralized cloud to the network's edge: devices like autonomous vehicles and industrial IoT sensors. This localized processing cuts network latency to near-zero, enabling sub-millisecond decision-making critical for safety systems and predictive maintenance. Specific advantages include enhanced data privacy (keeping sensitive data local for compliance) and reduced bandwidth costs, as only insights, not raw data, are transmitted. The technology leverages specialized hardware (like NVIDIA Jetson) to run lightweight models, ensuring high-speed, reliable operation even with intermittent connectivity.
  • Neuromorphic Chips
    Neuromorphic chips are brain-inspired processors: they use Spiking Neural Networks (SNNs) and event-driven computation to achieve ultra-low-power, high-speed AI at the edge.
    This technology re-architects computing, moving past von Neumann bottlenecks by mimicking biological neurons and synapses. Chips like Intel’s Loihi 2 (1 million neurons, 128 cores) and IBM’s retired TrueNorth (1 million neurons, 256 million synapses) leverage asynchronous, event-driven processing: computation only occurs when data arrives (a ‘spike’). This model delivers orders-of-magnitude energy efficiency improvements over conventional GPUs or CPUs, operating at power levels as low as ~1W for Loihi 2. Neuromorphic chips are purpose-built for real-time, ultra-low-power applications, specifically robotics, autonomous systems, and always-on edge AI where latency and power consumption are critical factors.
  • RAG
    RAG (Retrieval-Augmented Generation) is the GenAI framework that grounds LLMs (like GPT-4) on external, verified data, drastically reducing model hallucinations and providing verifiable sources.
    RAG is a critical GenAI architecture: it solves the LLM 'hallucination' problem by inserting a retrieval step before generation. A user query is vectorized, then used to query an external knowledge base (e.g., a Pinecone vector database) for relevant document chunks (typically 512-token segments). These retrieved facts augment the original prompt, providing the LLM (e.g., Gemini or Llama 3) the specific, current, or proprietary context required. This process ensures the final response is accurate and grounded in domain-specific data, avoiding the high cost and latency of full model retraining.
  • Loihi
    Intel's neuromorphic research chip utilizes asynchronous spiking neural networks to deliver brain-inspired computing at extreme energy efficiency.
    Loihi 2 advances neuromorphic engineering via the Intel 4 process: it packs 1 million programmable neurons and 120 million synapses into a single chip. This architecture processes information only when data spikes occur (asynchronous execution), which cuts power consumption significantly compared to traditional silicon. Developers use the open-source Lava framework to run real-time workloads like gesture recognition and robotic path planning. With 128 cores per chip, Loihi 2 achieves up to 10x faster processing than its predecessor while maintaining a minimal energy footprint.
  • Loihi 2
    Intel's second-generation neuromorphic research chip (Loihi 2) scales brain-inspired AI with 10x faster processing and 15x greater resource density.
    Loihi 2 leverages the Intel 4 process node to pack 1 million programmable neurons into a 31 square millimeter die. This asynchronous spiking neural network (SNN) architecture eliminates global clocks to minimize power consumption (often by orders of magnitude compared to traditional GPUs). It integrates 128 neuromorphic cores and supports the open-source Lava software framework for cross-platform development. Researchers use it for real-time robotics, tactile sensing, and gesture recognition: tasks requiring high-speed inference at the extreme edge.
  • SpiNNaker
    A million-core neuromorphic supercomputer designed to simulate biological neural networks in real time.
    Steve Furber’s team at the University of Manchester built this neuromorphic powerhouse using 1,036,800 ARM968 processors. The architecture mimics the brain’s massive parallelism by prioritizing packet-based communication over traditional memory access. It currently simulates 1 billion neurons (roughly 1% of the human brain) while consuming a fraction of the power required by standard supercomputers. Researchers deploy SpiNNaker for large-scale brain modeling, low-latency robotic control, and testing asynchronous spiking neural networks.
  • BrainScaleS
    BrainScaleS is a mixed-signal neuromorphic platform that emulates biological neural networks at speeds up to 10,000 times faster than real time.
    BrainScaleS (Heidelberg University) emulates brain functions using mixed-signal CMOS technology. The architecture employs analog circuits for membrane dynamics and digital pulses for spike communication (spatio-temporal events). Each BrainScaleS-2 chip integrates 512 neurons and 131,072 synapses, operating at acceleration factors up to 10,000 times real time. This speed enables researchers to compress a day of biological learning into under nine seconds. With on-chip microprocessors for plasticity, the system provides a high-bandwidth platform for studying synaptic changes and efficient edge-AI applications.

Related projects